A second level data buffer with LHC performance
نویسندگان
چکیده
منابع مشابه
Real Time, Data Driven Architectures Simulated in Concurrent C++ for the LHC Second-Level Trigger
For the future CERN Large Hadron Collider (LHC) experiments, real-time algorithms capable of selecting interesting physics events at 100 KHz frequency in the second-level trigger are central to the data acquisition scheme. The parallel decomposition of the problem has been motivated by the necessity to cope with an expected input data rate of several Gbytes/s, and an assumed maximum decision la...
متن کاملThe Multi-Queue Replacement Algorithm for Second Level Buffer Caches
This paper reports our research results that improve second level bu er cache performance. Several previous studies have shown that a good single level cache replacement algorithm such as LRU does not work well with second level bu er caches. Second level bu er caches have di erent access pattern from rst level bu er caches because Accesses to second level bu er caches are actually misses from ...
متن کاملA Highly Selective First-Level Muon Trigger With MDT Chamber Data for ATLAS at HL-LHC
Highly selective triggers are essential for the physics programme of the ATLAS experiment at HL-LHC where the instantaneous luminosity will be about an order of magnitude larger than the LHC instantaneous luminosity in Run 1. The first level muon trigger rate is dominated by low momentum muons below the nominal trigger threshold due to the moderate momentum resolution of the Resistive Plate and...
متن کاملSecond-level Cache Organization for Data Prefetching
This paper studies hardware prefetching for second-level (L2) caches. Previous work on prefetching has been extensive but largely directed at primary caches. In some cases only L2 prefetching is possible or is more appropriate. We concentrate on stride-directed prefetching and study stream buuers and L2 cache prefetching. We show that proposed stride-directed organizations/prefetching algorithm...
متن کاملBuffer Buffer Decoder Buffer Buffer Low Voltage Data Line High Voltage Reverse Line Data in Data out Buffer Buffer off - Chip Data
Presented in this paper are: 1.) lower bounds on energy consumption of noisy digital gates and 2.) the concept of noise tolerance via coding for achieving energy efficiency in the presence of noise. A discrete channel model for noisy digital logic in deep submicron technology that captures the manifestation of circuit noise is presented. The lower bounds are derived via an information-theoretic...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
سال: 1995
ISSN: 0168-9002
DOI: 10.1016/0168-9002(95)00107-7